## **CLAIMS**

1. A DLL circuit having a dummy delay corresponding to delay between an internal clock delay and an external clock, a variable delay addition circuit having a coarse delay circuit and a fine delay circuit for adjusting delay amount according to a delay amount adjustment signal, and a phase comparison circuit for comparing a phase of the internal clock with a phase of a delay clock input via the variable delay addition circuit and the dummy delay and outputting the delay amount adjustment signal to the variable delay addition circuit, the DLL circuit comprising:

a means for inputting a first signal set at a logic "1" during 1 clock cycle of the internal clock to the variable delay addition circuit via the dummy delay as an initialization mode at a start of burst;

a means for detecting duration time of the logic "1" of the first signal input by the variable delay addition circuit through the dummy delay until the end of the 1 clock cycle of the internal clock and setting an initial value of delay amount of the variable delay addition circuit by setting the delay amount of the coarse delay circuit in the variable delay addition circuit based on the duration time as the initialization mode at the start of burst; and

a clock output means for generating an output clock that
synchronizes with the external clock one clock cycle behind with the internal
clock delayed by the coarse delay circuit and the fine delay circuit in the
variable delay addition circuit and with the delay amount of the coarse delay
circuit and the fine delay circuit in the variable delay addition circuit
corrected according to the delay amount adjustment signal output from the
phase comparison circuit as a lock mode after initial setting of the delay

amount in the variable delay addition circuit.

2. A DLL circuit having a dummy delay corresponding to delay between an internal clock delay and an external clock, a variable delay addition circuit having a coarse delay circuit and a fine delay circuit, for adjusting delay amount according to a delay amount adjustment signal, and a phase comparison circuit for comparing a phase of the internal clock with a phase of a delay clock input via the variable delay addition circuit and the dummy delay and outputting the delay amount adjustment signal to the variable delay addition circuit, the DLL circuit comprising:

a means for inputting a first signal set at a logic "1" during 1 clock cycle of the internal clock to the variable delay addition circuit via the dummy delay as an initialization mode at a start of burst;

a means for detecting duration time of the logic "1" of the first signal input by the variable delay addition circuit through the dummy delay until the end of the 1 clock cycle of the internal clock and setting an initial value of delay amount of the variable delay addition circuit by setting the delay amount of the coarse delay circuit in the variable delay addition circuit based on the duration time as the initialization mode at the start of burst; and

a clock output means for generating an output clock that synchronizes with the external clock one clock cycle behind with the internal clock delayed by the coarse delay circuit and the fine delay circuit in the variable delay addition circuit and with the delay amount of the coarse delay circuit and the fine delay circuit in the variable delay addition circuit corrected according to the delay amount adjustment signal output from the

phase comparison circuit as a lock mode after initial setting of the delay amount in the variable delay addition circuit, wherein

the coarse delay circuit operates as the variable delay addition circuit and a means for storing setting of the initial value in the initialization mode and operates as a coarse variable delay addition circuit having coarse unit delay amount in the lock mode, and

the fine delay circuit operates as a fine variable delay addition circuit adding delay amount for complementing the unit delay amount of the coarse delay circuit by having fine unit delay amount in the lock mode.

- 3. The DLL circuit according to claims 1 or 2 comprising a means for preventing delay from being added to the delay clock in the fine delay circuit in the variable delay circuit, when the phase of the delay clock obtained by adding predetermined threshold delay amount to the internal clock lags behind the internal clock, as a determination result of the phase comparison circuit in the lock mode.
- 4. The DLL circuit according to claims 1 or 2, wherein a delay element in the coarse delay circuit and the fine delay circuit which form the variable delay addition circuit is formed of an inverter circuit and a circuit having inverse characteristics to the inverter circuit in terms of power supply voltage.
- 5. A variable delay addition circuit forming a DLL circuit having a dummy delay corresponding to delay between an internal clock delay and an

external clock, a variable delay addition circuit including a coarse delay circuit and a fine delay circuit, for adjusting delay amount according to a delay amount adjustment signal, and a phase comparison circuit for comparing a phase of the internal clock with a phase of a delay clock input via the variable delay addition circuit and the dummy delay, outputting the delay amount adjustment signal to the variable delay addition circuit, and having a logic circuit for detecting that the delay amount of the coarse delay circuit and the fine delay circuit is set to be minimum by the delay amount setting signal output from the coarse delay circuit and the fine delay circuit, wherein

the fine delay circuit includes a register that stores a signal output from the phase comparison circuit for bypassing the fine delay circuit, and a switching means for bypassing the delay addition unit in the fine delay circuit in response to the output of the register, and

the delay addition unit in the fine delay circuit is bypassed and the delay is prevented from being added in the fine delay circuit, when the delay amounts of both the coarse delay circuit and the fine delay circuit are set to be minimum and the phase of the delay clock lags behind the internal clock.